- 1 -

ARRANGEMENT AND METHOD FOR CONNECTING A PROCESSING NODE IN A DISTRIBUTED SYSTEM

5 **Field of the Invention**

This invention relates to distributed systems and particularly (thoughy not exclusively) to hard real-time systems using static TDMA (Time Division Multiple Access)
10 based medium arbitration that should remain operational even if subjected to the arbitrary failure of a single processing node.

15 **Background of the Invention**

In the field of this invention it is known that in a distributed processing system having a plurality of processing nodes, while a processing node can fail in an
20 arbitrary way, it is necessary to assure that a single faulty fail-uncontrolled processing node does not disrupt communication among fault-free processing nodes. A fail-uncontrolled processing node may fail in an arbitrary way by sending random messages at unspecified points in time
25 in violation of any given network arbitration scheme. In order to achieve this objective it is known to use either

 (a) a fully connected network topology, or

 (b) a multi-drop transmission line topology, or

 (c) a star topology containing an intelligent central
30   distribution unit, or

- 2 -

    (d)   a multi-access topology with an 'anti-jabbering' unit in the form of a bus guardian at the outgoing network interface of each processing node.

5   However, these approaches have the disadvantages that:
    (a)   a fully connected network topology involves high cost, and an unfeasible network structure;
    (b)   a multi-drop transmission line topology requires a receiver for every multi-drop transmission
10   channel;
    (c)   a star topology containing an intelligent central distribution unit requires high complexity in the distribution unit, increasing susceptibility to faults;
15   (d)   in a multi-access topology with an 'anti-jabbering' unit in the form of a bus guardian at the outgoing network interface of each processing node, the bus guardian is susceptible to spatial proximity faults, and potential functional
20   dependency between the bus guardian and the communication unit within the processing node.

A need therefore exists for a scheme for interconnecting processing nodes in a distributed system wherein the
25 abovementioned disadvantages may be alleviated.

Statement of Invention

30 In accordance with a first aspect of the present invention there is provided an arrangement for connecting

- 3 -

a processing node in a distributed system as claimed in claim 1.

This provides the advantage of transferring the problem of fault containment from the output interface of a potentially faulty processing node to the input interface of fault-free processing nodes. By doing so, problems encountered by spatial proximity faults or functional dependencies within a faulty processing node that may jeopardize fault containment at its output interface are mitigated.

In accordance with a second aspect of the present invention there is provided a method of operating a processing node in a distributed system as claimed in claim 10.

Brief Description of the Drawings

Various methods and arrangements for interconnecting fail-uncontrolled processing nodes in a dependable distributed system incorporating the present invention will now be described, by way of example only, with reference to the accompanying drawings, in which:

FIG. 1 shows a block schematic illustration of a known bus guardian based distributed processing system according to a first embodiment;

- 4 -

FIG. 2 shows a block schematic illustration of a
node guardian arrangement which may be used in the
present invention;

5   FIG. 3 shows a block schematic illustration of a
distributed processing system developed from the bus
guardian based system of FIG. 1 and utilising the
node guardian arrangement of FIG. 2;

10   FIG. 4 shows a block schematic illustration of an
improved version of the distributed processing
system of FIG. 3 for making use of dual channel
capabilities;

15   FIG. 5 shows a block schematic illustration of a
distributed processing system containing four
central processing nodes, demonstrating how the node
guardian approach of FIG. 4 scales to a larger
system;

20
FIG. 6 shows a block schematic illustration of a
node guardian arrangement which may be used in the
present invention according to a second embodiment;

25   FIG. 7 shows a block schematic illustration of a
distributed processing system utilising the node
guardian arrangement of FIG.6.

- 5 -

Description of Preferred Embodiments

Referring firstly to FIG. 1, a known bus guardian based
distributed processing TTP/C™ (Time Triggered Protocol
5   class C) network system 100 includes processing nodes
110, 120, 130, 140, 150, 160, 170, 180; each of the
processing nodes has a bus guardian BG 111, 121, 131,
141, 142, 151, 152, 161, 171, 181. The processing nodes
110, 120 and 130 are coupled via a common channel 190 to
10 the processing nodes 140 and 150, and constitute an error
containment region 101. The processing nodes 160, 170 and
180 are coupled via a common channel 195 to the
processing nodes 140 and 150, and constitute an error
containment region 102. 'Babbling idiot' faults (when a
15 faulty processing node continually broadcasts a message,
which takes over the bus) occurring in processing nodes
110, 120 or 130 act on 140 and 150 (depicted by fault
propagation path a) but not on processing nodes 160, 170
and 180, while faults occurring in processing nodes 160,
20 170 or 180 act on 140 and 150 (depicted by fault
propagation path b) but not on processing nodes 110, 120
and 130. Faults in 140 or 150 (fault propagation path x1
and x2), however, act on both error containment regions,
i.e., processing nodes 110, 120, 130, 160, 170 and 180
25 including processing nodes 140 and 150.

The invention allows the problem of protecting a
processing node in a distributed system against 'babbling
idiot' failures to be solved by equipping each processing
30 node with a 'node guardian'. The structure of such a node
guardian is shown in FIG. 2.

- 6 -

The node guardian 200 consists of a set of switches
(FIG. 2 shows an example of three, namely: 240, 241, 242)
that connect input signals received from different
subnetworks through a set of bus drivers 230, 231, 232 to
5   a receiver 271 of the communication processor 280 via a
logical-OR operation 260 and a control unit 250 that
interoperates with the communication processor 280 via a
control unit 272 and controls the state of each
respective switch 240, 241, 242. It will be appreciated
10 that input switches 240, 241, 242 combined with a logic
element 260 act as an in input multiplexer under the
control of the control unit 250. Connection of the
communication processor 280 to the different subnetworks
via the node guardian 200 can occur either as a dedicated
15 transmitter for the subnetwork as demonstrated in the
case of bus driver 210, or as a combined transmitter and
receiver for the subnetwork as demonstrated in the case
of bus drivers 220 and 230, or as a dedicated receiver
for the subnetwork as demonstrated in the case of bus
20 drivers 231 and 232.

It will be understood that control units 272 and 250 are
only separated to demonstrate conformance to the known
FlexRay™ architecture, and may otherwise be commonly
25 provided.

The node guardian 200 protects the receiver 271 of the
communication processor against subnetworks that are
blocked by jabbering processing nodes by enabling and
30 disabling the respective switches according to a TDMA
schedule (which will be understood and need not be
described in further detail) based on the knowledge of

- 7 -

the assignment of the transmission slots to the
respective subnetworks. By following the TDMA schedule
the node guardian 200 can enable and disable the
reception path between one of the respective subnetworks
5   230, 231 and 232 and the receiver 271 of the associated
communication processor 280 prior to the actual
transmission of a message on a particular subnetwork.

In contrast to a bus guardian that implements an output
10   protection boundary where protection occurs within the
sphere of the faulty processing node the node guardian
200 implements an input protection boundary where
protection occurs within the sphere of the fault-free
processing node. This eliminates the risk of spatial
15   proximity faults that in the case of the bus guardian
could cause both the bus guardian and the associated
communication processor to fail in a malign way resulting
in jabbering, in particular, if both share mutual and
potentially faulty resources such as clock or power
20   supply. In the case of the node guardian the node
guardian 200 and the communication processor 280 may
share resources such as the clock oscillator or the power
supply. without putting the protection of other node
guardian protected processing nodes at risk.
25
FIG. 3 shows an example of a hierarchical distributed
processing network system system developed from the
purely bus guardian based system of FIG. 1 and utilising
the bus guardian arrangement 200 of FIG. 2. In the system
30   300 of FIG. 3, processing nodes 310, 320, 330, 360, 370
and 380 implement the bus guardian approach as in the
system of FIG. 1, while two processing nodes 340 and 350

- 8 -

each incorporate the arrangement 200 of FIG. 2 in 341 and
351 and are based on the node guardian approach. The
processing nodes 310, 320 and 330 are coupled via a
common channel 390 to the processing node 340 and
5   constitute error containment region 301, and are also
coupled via the channel 390 to the processing node 350.
The processing nodes 360, 370 and 380 are coupled via a
common channel 395 to the processing node 350 and
constitute an error containment region 302, and are also
10   coupled via the channel 395 to the processing node 340.
The processing node 340 is coupled to the processing node
350 via a unidirectional path 393, and the processing
node 350 is coupled to the processing node 340 via a
unidirectional path 398. Path 393 enables processing node
15   340 to communicate with processing node 350 even if a
jabbering fault in processing node 310, 320 or 330 has
penetrated past the respective bus guardian 311, 312 or
313 and blocked channel 390. Path 398 serves in a
corresponding way for processing node 350. In the system
20   of FIG. 3, a fault occurring in error containment region
301 (i.e., processing nodes 310, 320, 330 or 340) is
confined to region 301 (fault propagation path a and x1)
and cannot impact the processing nodes in error
containment region 302. The same holds true *vice versa*
25   for faults originating in error containment region 302.
Hence, a clear concept of confinement is implemented at
the system level.

FIG. 4 shows an improved version of the example shown in
30   FIG. 3 that makes use of the dual channel capabilities
provided in particular by FlexRay™. Additionally to the
system of FIG. 3, in the system 400 of FIG. 4 the

- 9 -

processing nodes 410, 420 and 430 are coupled to the
processing nodes 440 and 450 via a common channel 491,
and the processing nodes 460, 470 and 480 are coupled to
the processing nodes 440 and 450 via a common channel
5   495; the processing node 440 is coupled to the processing
node 450 via path 492, and the processing node 450 is
coupled to the processing node 440 via path 497. In the
system of FIG. 4, it is possible to tolerate transient
and one permanent channel failure in either fault
10 containment region. In case of a failure of channel 490,
for example, the processing nodes 410, 420, 430 and 440
can still communicate via channel 491. The same holds
true *vice versa* for a channel failure in fault
containment region 402.

15

FIG. 5 shows how the node guardian approach (as shown,
for example, in FIG. 3) scales to a large system
containing four central processing nodes 540, 545, 550,
555 each having a node guardian arrangement 200 for each
20 channel (the figure only being completed for one
channel). In the system 500 of FIG. 5, as can be seen by
comparison with FIG. 3, two further central processing
nodes 545 and 555 have been added to the processing nodes
540 and 550, the processing nodes 545 and 555 being
25 provided in error containment regions 501 and 502
respectively, the processing nodes 510, 520, 530 being
coupled directly to central processing nodes 540, 545 and
550, the processing nodes 560, 570, 580 being coupled
directly to central processing nodes 540, 545 and 555,
30 and the processing nodes 540, 545, 550, 555 being cross-
coupled via unidirectional paths. The cross-coupling
enables processing nodes 540, 545, 550 and 555 to

- 10 -

maintain communication even if, for example, the channel
connecting 510, 520 and 530 with 540, 545 and 550 fails.
The arrangement of the four central processing nodes 540,
545, 550, 555 each having a node guardian arrangement 200

5   and each being crosscoupled by a unidirectional path 591,
592, 593, 594 provides means for starting TDMA based
communication among these four central processing nodes
system even under the assumption of a general asymmetric
communication fault, which is also known as Byzantine

10 fault, as the two conditions necessary for mitigating
such a fault are fulfilled. The first condition demands
the provision of 3k+1 processing nodes to mitigate k
Byzantine faults. For k equal 1 the condition is met with
4 processing nodes. The second condition demands the

15 ability to exchange k+1 rounds of communication among the
fault-free processing nodes. For k equal 1 this condition
implies the ability to exchange 2 rounds of
communication. By providing each central processing node
with an exclusive unidirectional broadcast path to the

20 other central processing nodes 2 rounds of communication
can be ensured among the central processing nodes even
under the assumption of any single faulty central
processing node.

25 In the general case the arrangement with four central
processing nodes 540, 545, 550, 555 each having a node
guardian arrangement 200 and each being crosscoupled by a
unidirectional path 591, 592, 593, 594 can be used to
define a system with four error containment regions

30 whereby each of the four central processing nodes would
be located in a single one of the four error containment
regions.

- 11 -

An alternative embodiment of a node guardian is shown in
FIG. 6 in which the same reference numerals are used for
the same elements as those for the node guardian shown in
5   FIG. 2.

The node guardian 600 differs to that of the node
guardian 200 shown in FIG. 2 by the inclusion of a logic
element 602, which includes an OR gate 605 and a switch
10 601. The logic element 602 is placed in the transmit path
of the node guardian 600 coupled between the transmitter
270 and the bus driver 210. An output from the
transmitter forms one input to the OR gate 605 and the
output from the switch 601 forms a second input (i.e. a
15 signal received by the node guardian). Additionally, or
alternatively, in an equivalent way a logic element 604,
which includes an OR gate 606 and a switch 603, is placed
in the transmit path of the node guardian 600 coupled
between the transmitter 270 and the bus driver 220. An
20 output from the transmitter forms one input to the logic
element 604 and the output from the switch 603, forms a
second input.

The operation of the switches 601 and 603 are controlled
25 via the control unit 250 such that when a signal is
received by the node guardian 600, which is to be
transferred to another node (not shown), the control unit
250 operates one or both switches 601, 603 to allow the
received signal to be communicated to the corresponding
30 OR-gate 605,606, which acts as a multiplexer for
transmitting the received signal via the bus drivers 210
and/or 220.

- 12 -

The node guardian 600 embodiment shown in FIG. 6 allows a node in a error containment region, for example error containment region 301, to broadcast a message directly to a node in another error containment region, for example error containment region 302, without the need for a processing node (e.g. communication processor), coupled to the node guardian to have to actively relay the message on to the other error containment region.

This provides the advantage of reducing message latency and computational requirements.

Additionally, the node guardian 600 embodiment shown in FIG. 6 avoids the need for the alternative embodiment of coupling error containment region 301 to error containment region 302 by the use of extra tracking, as shown in FIG. 3. Consequently, by allowing the node guardian 341 to protect against a jabbering fault within error containment region 301 messages can be conveyed via the node guardian 341 to node guardian 350 and vice versa. The corresponding network configuration incorporating node guardian 600 is shown in FIG. 7, in which the same reference numberals are used for the same elements as those shown in FIG. 3.

It will be appreciated that a key benefit of the node guardian approach is that the error containment boundary is defined within the reception path of the processing node. This stands in contrast to the bus guardian approach where the error containment boundary is defined within the transmission path of the processing node

- 13 -

where it can be impacted by common failure modes or
spatial proximity faults that may cause both a faulty
behaviour of the communication processor resulting in an
unscheduled transmission as well as a faulty behaviour of
5   the bus guardian allowing the unscheduled transmission to
propagate to the network. The node guardian approach
eliminates many problems encountered with the bus
guardian approach concerning avoiding common failure
modes, such as independent clock sourcing, independent
10 power supply, testing and test interaction.

It will be understood that the method and arrangement for
interconnecting fail-uncontrolled processors in a
dependable distributed system described above provides
15 the following advantages:
The invention transfers the problem of fault containment
from the output interface of a potentially faulty
processing node to the input interface of fault-free
processing nodes. By doing so, problems encountered by
20 spatial proximity faults or functional dependencies
within a faulty processing node that may jeopardize fault
containment at its output interface are mitigated.